Static hardware/software analyses in the context of scalable edge computing platforms

Generating resilient system-on-a-chip architectures for RISC-V